INTRODUCTION
For achieving high power factor (PF) and low total harmonic distortion (THD), power factor correction (PFC) converters are normally used in most of ac-dc power conversion applications. PFC converters may be divided into active and passive types. Active PFC converters have more advantages as compared to passive ones in terms of high PF and small size (Memon, Yao, Chen, Guo, & Hu, 2017) . Various types of topologies and control schemes are available to implement the active PFC techniques. Amongst them, buck PFC converter is a good choice especially for a broad range of ac/dc applications due to its several advantages like high efficiency, cost reduction, low output voltage, and life time improvement. In literature, many researchers (Memon et al., 2017 have introduced buck PFC converter as a preregulator. The buck ac-dc converter can overcome the disadvantages of the universal input condition. On the other hand, if this converter works in hard switching mode, switching losses will be higher especially at high input voltage that deteriorates the advantages of buck converter (Chiang & Chen, 2009 ). The problem of hard switching mode can be overcome by operating it in critical conduction mode (CRM) or discontinuous conduction mode (DCM), which can provide zero voltage switching (ZVS) and reduce reverse recovery losses in diode (Yang, Wu, Zhang, & Qian, 2010) .
For modifying the performance of traditional buck converter, various researches have proposed various techniques and control schemes. Endo, Yamashita, and Sugiura (1992) have introduced a high PF buck converter. Lee, Wang, and Hui (1997) have discussed modeling, analysis, and applications of buck converter in discontinuous input voltage mode operation. Huber, Gang, and Jovanovic (2010) have presented the performance evaluation on a clamped-current buck PFC converter. Jang and Jovanović (2011) have introduced a bridgeless buck PFC converter that substantially improves the efficiency at low line. have presented soft switched buck PFC converter operating with constant on-time control. Lamar, Fernandez, Arias, Hernando, and Sebastian (2012) have presented a tappedinductor high-brightness light-emitting diode (HB-LED) AC/DC driver operating in boundary conduction mode (BCM) for replacing incandescent bulb lamps. Wu et al. (2012) have put forward variable on-time control strategy to enhance the PF of buck converter. Xie, Zhao, Zheng, and Liu (2013) have proposed a new topology to enhance the PF. Yao et al., (2017) have proposed an injecting third harmonic method to realize high PF. Memon et al. (2017) have proposed a variable control scheme for integrated buck-flyback converter to enhance input PF.
In this paper, a variable duty-cycle control (VDCC) strategy is introduced for discontinuous conduction mode (DCM) buck converter to realize high input PF.
The analysis of the operating principle of buck converter is discussed with traditional control (CDCC) scheme in Section 2. The VDCC is put forward in Section 3 to attain high PF. In Section 4, simulation results are discussed, and the conclusion is given in Section 5.
OPERATION ANALYSIS OF DCM BUCK PFC CONVERTER
The figure 1 illustrates the schematic diagram of a DCM buck PFC converter. The instantaneous and rectified input voltage during half line cycle can be given as:
(1)
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In switching cycle, peak current of inductor i Lb_pk is:
(2) According to volt-second balance in the inductor:
(3)
Whereas D y represents duty-cycle, and T s represents switching cycle, V o represents voltage output and D R represents duty-cycle during turn off time of switch.
Re arranging Eq. no (3) we get:
(4)
The average value of inductor current is:
The input current of the buck converter can be expressed as: (6) where θ0=arcsin Vo/Vm and Dy is constant.
The average input power with constant duty-cycle control (CDCC) is given as:
Whereas, T line represent the line cycle.
Suppose the converter's efficiency is 100%, at that moment the duty-cycle is:
The input power factor (PF) can be calculated from (6) (7) (8) as: 
where D o is a co-efficient, By replacing the value of D y in (7), we get:
Eq. (11) shows that input current is pure sinusoidal and hence unity PF can be realized.
The average input power with proposed control scheme is given as: (12) From (13), D 0 can be obtained as:
By putting (13) into (11) leads to: (14)
THE FITTING DUTY CYCLE
The subtraction, multiplication, division and root operation included, the dutycycle expressed in (14) is complicated to be realized by analog circuit. Therefore, it is necessary to simplify (14).
Defining a=V m /V o , y=sinθ, (14) can be rewritten as: (15) Based on Taylor's series: (16) Eq. (16) can be expressed as: (17) Keeping first derivative element, (17) is approximated as: (18) where .
Substitution (18) into (6) and (7), respectively, leads to:
Edición Especial Special Issue Noviembre 2019 DOI: http://dx.doi.org/10. 17993/3ctecno.2019.specialissue3.185-199 (20) From (19) and (20), input PF is calculated as: (21) If the input voltage range is 176-220 VAC, output voltage is 90 V. Replacing a = 176 2 /90 into (21), and differentiating (21) with y 0 , also setting it to zero, y 0 =0.75 is obtain.
Substituting y 0 =0.75 into (19), the expression of duty cycle is:
IMPLEMENTATION OF THE CONTROL CIRCUIT
The implementation of control circuit is presented in Figure 3 . The dotted line represents the variable-duty cycle scheme. The rectified input voltage is detected by a voltage divider of R 1 and R 2 , and v gf = k vg V m sinθ, however k vg is the voltage sensor gain. R 3 , D 1 , C 1 and R 4 are the circuit to gain the peak value of the rectified input voltage, i.e., v B = k vg ·V m . The output voltage is detected by a voltage divider compared of R 5 and R 6 , the voltage sensor gain is deliberately set to 0.353k vg , so v of = 0.353k vg V o . Letting R 8 =1.125R 7 , then, and letting R 9 =R 10 =R 13 =R 14 , and R 12 =2.833 R 11 , then, the error amplifier can be regulated by output voltage, the output voltage can sense through a voltage divider of R 15 and R 16 related to reference voltage V og .
R 17 and C 2 form the compensation system. v x , v z and v EA are sent to the multiplier, and
. v P is given to comparator and compared with the sawtooth carrier, and the comparators output calculate the required duty-cycle, which changes as in eq. no (22) Edición Especial Special Issue Noviembre 2019 DOI: http://dx.doi.org/10. 17993/3ctecno.2019.specialissue3.185-199 
SIMULATION VERIFICATION
For verifying the effectiveness of VDCC strategy, simulations are carried out. The input voltage range is 176-264VAC, and the output is 90V. For ensuring the current to be in DCM, UC3525A IC is used. All the components in the circuit are selected as idea. Figure 5 and Figure 6 show the simulation waveforms of v in , i in , and v o of buck converter with CDCC and VDCC at 176VAC inputs, respectively. It can be observed that the input current with VDCC is more sinusoidal as compared with CDCC. 
